

## UNIVERSITY OF WARWICK

Proposal Form for New or Revised Modules (MA1 - version 7 - April 2014)

Approval information	
Approval Type	<input type="checkbox"/> New module <input checked="" type="checkbox"/> Revised module <input type="checkbox"/> Discontinue module
Date of Introduction/Change	01/10/2016
If new, does this module replace another? If so, enter module code and title:	
If revised/discontinued, please outline the rationale for the changes:	To align documentation with module content that has been updated over the last decade.
Confirmation that affected departments have been consulted:	Computer Science Department informed.

Module Summary	
1. Module Code (if known)	ES3A3
2. Module Title	Analogue Systems Design
3a. Lead department:	Engineering
3b. Teaching Split (if known):	
4. Name of module leader	To be decided
5. Level	UG: <input type="checkbox"/> Level 4 (Certificate) <input type="checkbox"/> Level 5 (Intermediate) <input checked="" type="checkbox"/> Level 6 (Honours) PG: <input type="checkbox"/> Level 7 (Masters) <input type="checkbox"/> Level 8 (Doctoral)  See Guidance Notes for relationship to years of study
6. Credit value(s) (CATS)	15
7. Principal Module Aims	The module is designed to provide students with the ability to analyse and design analogue electronics.
8. Principal Learning Outcomes	At the end of the module the student should be able to 1. recognise and/or apply different circuit topologies to implement a variety of analogue functions 2. understand practical issues associated with the selection of

Module Summary	
	components 3. use models of components to analyse the nominal/or idealised behaviour of circuits 4. determine worst-case behaviour by use of software simulation tools and/or mathematical analysis 5. design analogue electronics 6. optimise circuit performance against a variety of criteria
<b>9. Timetabled Teaching Activities (summary)</b>	Lectures (20 x 1hr) spread evenly over one 10-week term Seminars (5 x 1hr) Laboratories (3 x 2hrs) Revision classes (2 x 1hr)
<b>10. Departmental Web-link</b>	<a href="http://www2.warwick.ac.uk/fac/sci/eng/eso/modules/year3/es3a3">http://www2.warwick.ac.uk/fac/sci/eng/eso/modules/year3/es3a3</a>
<b>11. Other essential notes</b>	To enhance learning opportunities, guided pre-module preparation may be recommended to students who elect to take this module as part of a programme leading to a degree in General Engineering. Office hours are arranged for answering questions on the lecture material (theory and examples) and past examination questions.
<b>12. Assessment methods (summary)</b>	Assignment 20% Laboratory Report 10% 3 hours examination (70%)

**For use by Strategic Planning and Analytics Office only - Do not fill in this section**

Level	JACS3 Code	Teaching Split
		<i>If not provided in 3b above</i>

External Credit Level		Scheme	

Module Context				
<b>13. Please list all departments involved in the teaching of this module. If taught by more than one department, please indicate percentage split.</b>				
School of Engineering				
<b>14. Availability of module</b>				
Degree Code	Title	Study Year	C/OC/A/B/C	Credits
H106	BEng Engineering	3	O	15
H107	MEng Engineering (and variants)	3	O	15
H109	MEng Engineering with intercalated year	3	O	15
H109	MEng Engineering with year in research	3	O	15
H634	BEng Electronic Engineering	3	C	15
H635	MEng Electronic Engineering (and variants)	3	C	15
H636	MEng Electronic Engineering with intercalated year	3	C	15
H637	MEng Engineering with year in research	3	C	15
G406	BEng Computer Systems Engineering	2	C	15
G408	MEng Computer Systems Engineering	2	C	15
<b>15a. Minimum number of registered students required for module to run</b>				1
<b>15b. Maximum number permitted with suggested delivery and assessment strategies</b>				90
<b>16. Pre- and Post-Requisite Modules</b>				None

Module Content and Teaching	
<b>17. Teaching and Learning Activities</b> ( <i>totals for module – please see guidance</i> )	
<b>Module duration (weeks)</b>	10
<b>Lectures</b>	20 x 1 hour
<b>Seminars</b>	5 x 1 hour
<b>Tutorials</b>	
<b>Project Supervision</b>	
<b>Demonstration</b>	
<b>Practical Class/Workshops</b>	Laboratories (3x 2hrs).
<b>Supervised time in studio/workshop</b>	
<b>Fieldwork</b>	
<b>External visits</b>	
<b>Work based learning</b>	

<b>Module Content and Teaching</b>		
<b>Placement</b>		
<b>Year abroad</b>		
<b>Other activity</b> <i>(please describe): e.g. distance-learning, intensive weekend teaching etc.</i>	2 x 1-hour revision classes Self-study 117 hours.	
<b>18. Assessment Method (Standard)</b>		
<b>Type of assessment</b>	<b>Length</b>	<b>% weighting</b>
<b>Written Examinations</b>	Hours - 3	70%
<b>Practical Examinations</b>		
<b>Assessed essays/coursework</b>	Laboratory Report Assignment - Circuit design	10% 20%
<b>18a. Final chronological assessment</b> <i>(please see guidance)</i>	Examination	

<b>19. Methods for providing feedback on assessment.</b>
Individual feedback on assessed work. Generic comments on submitted assessed work. Model solutions to past examination papers are provided.
<b>20. Outline Syllabus</b>
<p><b><i>Diodes, BJTs and FETs transistors</i></b></p> <p><b><i>Analogue Circuit Modelling and Simulation</i></b></p> <p><b><i>Behaviour of discrete capacitors</i></b></p> <p><b><i>Voltage and current references</i></b></p> <p><b><i>Digital to Analogue and Analogue to Digital Converters</i></b></p> <p><b><i>Operational Amplifiers (including internal topology)</i></b></p> <p><b><i>Filters</i></b></p> <p><b><i>Signal Selection, processing and conversion (including multiplexing, ADC and DAC converters)</i></b></p> <p><b><i>Comparators</i></b></p> <p><b><i>Oscillators</i></b></p> <p><b><i>Waveform Generators</i></b></p> <p><b><i>Phase Locked Loops</i></b></p> <p><b><i>Non-linear functions</i></b></p> <p><b><i>Power management</i></b></p> <p><b><i>Worst Case Design Analysis / Failure Modes and Effects Analysis</i></b></p>
<b>21. Illustrative Bibliography</b>
<ol style="list-style-type: none"> <li>1. "Microelectronic Circuits", Sedra and Smith, 2011, ISBN 9780199738519, TK 7835.S3</li> <li>2. "Analysis and design of analog integrated circuits", Gray, H, 2009, ISBN 9780470398777, TK 7872.468.G7</li> </ol>

**22. Learning outcomes**

Successful completion of the module leads to the learning outcomes. The learning outcomes identify the knowledge, skills and attributes developed by the module.

Learning Outcomes should be presented in the format "By the end of the module students should be able to..." using the table at the end of the module approval form:

Please see the table at the end of the module approval form.

**Resources**

**23. List any additional requirements and indicate the outcome of any discussions about these.**

**Approval**

<b>24. Module leader's signature</b>	Dr Christos Mias (as Discipline Degree Leader)
<b>25. Date of approval</b>	14 April 2016
<b>26. Name of Approving Committee (include minute reference if applicable)</b>	School of Engineering Teaching Policy Committee Meeting of 14 April 2016
<b>27. Chair of Committee's signature</b>	Dr David Dyer
<b>28. Head of Department's signature</b>	Professor Nigel Stocks

<b>Examination Information</b>		
<b>A1. Name of examiner (if different from module leader)</b>		
<b>A2. Indicate all available methods of assessment in the table below</b>		
<b>% Examined</b>	<b>% Assessed by other methods</b>	<b>Time of examination paper</b>
<b>70</b>	<b>30</b>	<b>3 hours</b>
<b>A3. Will this module be examined together with any other module (sectioned paper)? If so, please give details below.</b>		
<b>A4. How many papers will the module be examined by?</b>	<input checked="" type="checkbox"/> 1 paper <input type="checkbox"/> 2 papers	
<b>A5. When would you wish the exam take place (e.g. Jan, April, Summer)?</b>	Summer	
<b>A6. Is reading time required?</b>	<input type="checkbox"/> Yes <input checked="" type="checkbox"/> No	
<b>A7. Please specify any special exam timetable arrangements.</b>		
This will be a technical examination and it would be onerous to provide a separate paper for the second year students taking the paper if numbers dictated that this would be required.		
<b>A8. Stationery requirements</b>		
<b>No. of Answer books?</b>	1	
<b>Graph paper?</b>	No	
<b>Calculator?</b>	Yes	
<b>Any other special stationery requirements (e.g. Data books, tables etc)?</b>	Engineering Data Book	
<b>A9. Type of examination paper</b>		
<b>Seen?</b>	<input type="checkbox"/> Yes <input checked="" type="checkbox"/> No	
<b>Open Book?</b>	<input type="checkbox"/> Yes <input checked="" type="checkbox"/> No	
<b>Restricted?</b>	<input type="checkbox"/> Yes <input checked="" type="checkbox"/> No	
<b>If restricted, please provide a list of permitted texts:</b>		

<b>LEARNING OUTCOMES</b>		
<b>(By the end of the module the student should be able to....)</b>	<b>Which teaching and learning methods enable students to achieve this learning outcome? (reference activities in section 17)</b>	<b>Which summative assessment method(s) will measure the achievement of this learning outcome? (reference activities in section 18)</b>
1. Recognise and/or apply different circuit topologies to implement a variety of analogue functions	Lectures, guided personal study, formative exercises.	Written examination
2. Understand practical issues associated with the selection of components	Lectures, guided personal study, formative exercises.	Written examination
3. Use models of components to analyse the nominal/or idealised behaviour of circuits	Lectures, guided personal study, laboratory experiments, formative exercises.	Written examination
4. Determine worst-case behaviour by use of software simulation tools and/or mathematical analysis	Laboratory experiments, formative exercises.	Laboratory Report, Assignment and/or written examination
5. Design analogue electronics	Lectures, guided personal study, formative exercises.	Assignment Written examination
6. Optimise circuit performance against a variety of criteria	Lectures, guided personal study, formative exercises.	Assignment