

# Novel Silicon Tracker Technologies for the HL-LHC and beyond

L. Gonella Particle Physics Seminar, University of Warwick 26 January 2023



#### Outline

- □ Introduction to silicon detectors with examples from state-of-the-art technology
- □ Challenges for future tracking detectors and R&D roadmap
- CMOS sensors
- □ 4D tracking
- □ Conclusion



#### Segmented silicon detectors

- Highly segmented silicon detectors are the technology of choice for vertex and tracking detectors at collider experiments
- □ They detect the passage of ionizing radiation with good spatial resolution and efficiency in the harsh experimental conditions close to the interaction point
- Different types of silicon detectors exists to satisfy a range of requirements in terms of spatial resolution, radiation hardness, data rate, area, material budget, etc. at different experimental conditions
- □ Technologies for high occupancy, high radiation environments
  - Example: hybrid pixel detectors and strip detectors for the ATLAS ITk
- □ Technologies for extremely precise tracking systems
  - Example: monolithic active pixel sensors for ALICE ITS2



### ATLAS Inner Tracker at HL-LHC\*

- The ATLAS ITk should have the same or better performance as the current detector but in the harsher environment of the HL-LHC
  - $\langle \mu \rangle \sim 200$  at 7.5x10<sup>34</sup> cm<sup>-2</sup>s<sup>-1</sup> peak luminosity
  - $4000 \text{ fb}^{-1}$  integrated luminosity, fluences up to  $2x10^{16}$  MeV  $n_{eq}$ /cm<sup>2</sup>, TID up to 1 Grad



- New all-silicon detector designed using state-of-the-art silicon technologies optimised for operation in a high rate, high radiation environment
  - 13 m<sup>2</sup> of hybrid pixel detectors, 165 m<sup>2</sup> of strip detectors, 1-2%  $x/X_0$  per layer
  - Extended coverage up to eta 4 with at least 9 space points per track





### ITk strip detector

#### Module = sensor + hybrid + powerboard

- Strip pitch 75 μm, thickness 300 μm
- Three dedicated 130 nm CMOS FE: ABCStar (readout), HCCStar (data aggregator), AMAC (power and T monitoring)
- Design compatible with multi-level trigger scheme
- Lower data rate and radiation levels but more challenging large area production
  - Modularity of components for mass production
  - Assembly and testing at multiple sites
  - Industrialised production flow (common tooling and assembly procedures)
  - Extensive QC/QA to assure reliability in extreme experimental conditions, monitor rate and quality of production
  - Database to store QC/QA results and track components

https://cds.cern.ch/record/2257755







#### ALICE Inner Tracking System Upgrade (ITS2)

First large-area silicon vertex detector based on the



### **Requirements for Vertex and Tracking Detectors**

"Technical" Start Date of Facility (This means, where the dates are not known, the earliest technically feasible start				< 2030					2030-2035				2035 - 2040	2040-2045		> 2045			
date is the de	indicated - such laying factor)	that deteo	tor R&D readiness is not	Panda 2025	CBM 2025	NA62/Klever 2025	Belle II 2026	ALICE LS3 <sup>1)</sup>	ALICE 3	LHCb (≳LS4) <sup>1)</sup>	ATLAS/CMS (≳ LS4) <sup>1)</sup>	EIC	LHeC	ILC <sup>2)</sup>	FCC-ee	CLIC <sup>2)</sup>	FCC-hh	FCC-eh	Muon Collider
Vertex Detector <sup>3)</sup>		DRDT 3.1 DRDT 3.4	Position precision σ <sub>hit</sub> (μm)		≃ 5		≲5	~ 3	≲3	≲10	≲15	≲3	<b>≃</b> 5	≲3	≲3	≲3	<b>≃</b> 7	<b>≃</b> 5	≲5
			X/X <sub>0</sub> (%/layer)	≲0.1	≃ 0.5	≃ 0.5	≲0.1	≃ 0.05	≃ 0.05	~ 1		≃ 0.05	≲0.1	<b>≃</b> 0.05	≃ 0.05	≲0.2	~ 1	≲0.1	≲0.2
	CMOS		Power (mW/cm²)		<b>≃</b> 60			≃ 20	≃ 20			≃ 20		<b>≃</b> 20	<b>≃</b> 20	<b>≃</b> 50			
	vPS assive ADs		Rates (GHz/cm <sup>2</sup> )		≃0.1	~ 1	≲0.1		≲0.1	≃6		≲0.1	≃0.1	≃ 0.05	≃ 0.05	≃ 5	<b>≃</b> 30	≃0.1	
	M/ /3D/P		Wafers area (") <sup>4)</sup>					12	12			12			12		12		12
	Planar	DRDT 3.2	Timing precision $\sigma_t(ns)^{5)}$	10		≲0.05	100		25	≲0.05	≲0.05	25	25	500	25	≃ 5	≲0.02	25	≲0.02
		DRDT3.3	Radiation tolerance NIEL $(x 10^{16} \text{ neg/cm}^2)$							≃6	≃ 2						$\simeq 10^2$		
			Radiation tolerance TID (Grad)							≃1	<b>≃</b> 0.5						<b>≃</b> 30		
Tracker <sup>6)</sup>		DRDT 3.1 DRDT 3.4	Position precision σ <sub>hit</sub> (μm)						≃6	<b>≃</b> 5		≃6	≃6	≃6	≃6	≃7	≃ <b>10</b>	≃6	
			X/X <sub>0</sub> (%/layer)						~1	~ 1		~ 1	~ 1	~ 1	~ 1	~ 1	≲2	~ 1	
	CMOS		Power (mW/cm <sup>2</sup> )						≲100	≃ 100		≲100		≲100	≲100	≲150			
	rPS assive - ADs		Rates (GHz/cm <sup>2</sup> )							≃ 0.16									
	MA /3D/P LG/		Wafers area (") <sup>4)</sup>						12			12		12	12	12	12		12
	Plana	DRDT 3.2	Timing precision $\sigma_t(ns)^{5)}$						25	≲25		25	25	≲0.1	≲0.1	≲0.1	≲0.02	25	≲0.02
		DRDT3.3	Radiation tolerance NIEL (x 10 <sup>16</sup> neg/cm <sup>2</sup> )							≃ 0.3							≲1		
<u>)</u>			Radiation tolerance TID (Grad)							≃ 0.25							≲1		
	https://o	ds.cer	n.ch/record/27 Radiation tolerance NIEL (x 10 <sup>16</sup> neq/cm <sup>2</sup> ) Radiation tolerance TID ellar Seminar	78489 at Wa	<u>3</u> arwio	ck   2	6 Jar	nuary	2023	3							≥10		

7

. .....

#### Technology development

#### DRDT 3.1 - Achieve full integration of sensing and microelectronics in monolithic CMOS pixel sensors.

Developments of Monolithic Active Pixel Sensors (MAPS) should achieve very high spatial resolution and very low mass, aiming to also perform in high fluence environments. To achieve low mass in vertex and tracking detectors, thin and large area sensors will be crucial. For tracking and calorimetry applications MAPS arrays of very large areas, but reduced granularity, are required for which cost and power aspects are critical R&D drivers. Passive CMOS designs are to be explored, as a complement to standard sensors fabricated in dedicated clean room facilities, towards hybrid detector modules where the sensors is bonded to an independent ASIC circuit. Passive CMOS sensors are good candidates for calorimetry applications where position precision and lightness are not major constraints (see Chapter 6). State-of-the-art commercial CMOS imaging sensor (CIS) technology should be explored for suitability in tracking and vertex detectors.

#### DRDT 3.2 - Develop solid state sensors with 4D-capabilities for tracking and calorimetry.

Understanding of the ultimate limit of precision timing in sensors, with and without internal multiplication, requires extensive research together with the developments to increase radiation tolerance and achieve 100%-fill factors. New semiconductor and technology processes with faster signal development and low noise readout properties should also be investigated.

#### DRDT 3.3 - Extend capabilities of solid state sensors to operate at extreme fluences.

To evolve the design of solid state sensors to cope with extreme fluences it is essential to measure the properties of silicon and diamond sensors in the fluence range  $1 \times 10^{16} n_{eq} \text{ cm}^{-2}$  to  $5 \times 10^{18} n_{eq} \text{ cm}^{-2}$  and to develop simulation models which correspondingly include results from microscopic measurements of point and cluster defects. All technologies will need improved radiation tolerance for use at future hadron collider experiments. Exploration of alternative semiconductors and 2D-materials should already start, having as a target full functionality even after the extreme fluences present in the innermost parts of the detectors. A specific concern to be addressed is the associated activation of all the components in the detector. Exploration is desirable on alternative semiconductors and 2D-materials to further push radiation tolerance.

#### DRDT 3.4 - Develop full 3D-interconnection technologies for solid state devices in particle physics.

3D-interconnection is commercially used, for instance in imaging sensors, to use the most appropriate technology process for the different functionalities of the devices. For particle physics detectors, this process would allow more compact and lighter devices with minimal power consumption. This approach also provides an alternative to the use of finer feature sizes to enable lower pitch and new digital features. An enhanced R&D effort towards building a demonstrator as a starting cornerstone is highly desirable. A demonstrator programme should be established to develop suitable silicon sensors, cost effective and reliable chip-to-wafer and/or wafer-to-wafer bonding technologies and to use these to build multi-layer prototypes with vertically stacking layers of electronics, interconnected by through-silicon vias (TSVs) and integrating silicon photonics capabilities.





#### **Monolithic Active Pixel Sensors**



#### Monolithic active pixel sensors

- Traditional MAPS sensors deliver high spatial resolution through small pixel pitch and low material budget (i.e. low power consumption) and provide a simplified module concept wrt hybrids
- □ The ALPIDE has brought a breakthrough wrt to previous generations
  - It collects charge in part by drift  $\rightarrow$  moderate rad-hard charge collection
  - It integrates full CMOS electronics  $\rightarrow$  more in-pixel logic



#### **Depleted MAPS**

- Fast and radiation hard charge collection requires a fully depleted sensor volume in which charges move by drift
- Need high resistivity substrates and/or being able to apply a high voltage to the sensor  $\rightarrow$  This can be achieved with a number of CMOS imaging processes
- Need to achieve uniform depletion = uniform electric field  $\rightarrow$  requires a change in the sensor design





#### Modified small collection electrode design

#### **DMAPS** prototypes

~ 10 years of developments led to mature prototypes of both structures that have demonstrated radiation hardness up to a few 10<sup>15</sup> MeV n<sub>eq</sub>/cm<sup>2</sup>



#### Modified small collection electrode:

MALTA and TJ-MONOPIX 180 nm TowerJazz



... and many more, see also ARCADIA project and RD50 developments



#### Small collection electrode development

- □ The small collection electrode design has a very small detector capacitance that allows to design a compact, low power FE → small pixels and low material
  - <5fC for small electrode vs. a few hundred fC for large electrode</p>

Estimated power consumption of ITk full scale 2x2 cm<sup>2</sup> DMAPS

Architecture	TJ Asynch.	TJ Synch.	LF Synch.			
Coll. Elect.	Small	Small	Large			
Pixel size	$36.4 \times 36.4 \mu\text{m}^2$	$36.4 \times 40 \mu m^2$	$50 \times 150 \mu m^2$			
Number of pixels	$512 \times 512$	$512 \times 512$	$400 \times 132$			
Matrix Analog Power	238 mW	238 mW	1000 mW			
	$(\sim 0.9\mu W/pixel)$	$(\sim 0.9\mu W/pixel)$	$(\sim 18\mu W/pixel)$			
Matrix Digital Power	12 mW	240 mW	80 mW			
	$(\sim 0.05\mu W/pixel)$	$(\sim 0.9\mu W/pixel)$	$(\sim 1.5\mu W/pixel)$			
Periphery Digital Power	267 mW	225 mW	225 mW			
Total Expected Power	514 mW	703 mW	1305 mW			

MALTA TJ-MONOPIX LF-MONOPIX

https://doi.org/10.1088/1748-0221/14/06/C06019

- Radiation-hardness is challenging, significant effort to develop process modifications (CERN/TJ collaboration)
- Different readout architectures explored for low power readout at high rate
  - MALTA: novel asynchronous architecture
  - TJ-MONOPIX: synchronous column drain architecture

#### Modifications of small collection electrode design

#### Standard TJ 180 nm process (as in ALPIDE)



Add low dose n-implant to improve depletion under deep p-well

#### Modified TJ 180 nm process



Results on pixel test structures (TJ investigator) indicated larger depletion



http://dx.doi.org/10.1016/j.nima.2017.07.046 https://doi.org/10.1088/1748-0221/14/05/C05013 https://doi.org/10.1016/j.nima.2019.162404 Efficiency for the first MALTA prototype measured in a 180 GeV proton beam (2018) – Degradation at pixel edges after  $10^{14} n_{eq}/cm^2$ 



### Modifications of small collection electrode design

#### □ Further modifications needed to improve lateral field strength



Mini-MALTA pixel sectors with different sensor modifications tested with a x-ray beam at the Diamon Light Source (2019) demonstrate improved response at pixel edges after 1x10<sup>15</sup> n<sub>eq</sub>/cm<sup>2</sup>



#### Modifications of small collection electrode design

One of the most recent MALTA verse as been implemented on high resistivity Czochralski substrate

- Resistivity and bias voltage higher than for epitaxial layer in previous prototypes
- Implemented with modified, n-gap, deep p-well modifications
- Higher charge collection, time resolution, radiation hardness expected
- MALTA Cz sensors allow further depletion than epitaxial layers
  - Corner efficiency after 2x10<sup>15</sup> n<sub>eq</sub>/cm<sup>2</sup> fully recovered with extra process modification measured at DESY test beam 4 GeV electron beam (2019)



### Continuing MALTA programme

#### □ MALTA2

- Latest full-scale prototype
- 20 x 10 mm<sup>2</sup> size demonstrator
- 224 x 512 MALTA pixels
- epi & Cz material
- Best sensor layout for each material selected for production
- Further FE improvements
- 97.5% charge collection efficiency after 2E15 1 MeV n<sub>eq</sub>/cm<sup>2</sup>
- More testing ongoing

#### □ MALTA3

- More focused on readout capabilities (timing performance, improved integration capabilities)
- Design ongoing

https://indico.cern.ch/event/949529/attachments/2091301/3516122/The\_MALTA\_Sensor.pdf https://doi.org/10.1016/j.nima.2022.167226



CERN







#### Next generation MAPS: 65 nm CMOS sensors

- DMAPS in 150/180nm CMOS imaging processes are approaching HL-LHC rate capability and radiation hardness
  - Candidates for ATLAS inner vertex layers replacement after 2030
- □ Future facilities present bigger challenges → explore smaller feature size technology
- R&D is starting to develop MAPS in 65 nm CMOS imaging process for use at future collider facilities
  - Higher logic density (increased performance/area, higher granularity)
  - Lower power
  - Higher speed (logic, data transmission...)
  - Process availability
  - Higher NRE costs and complexity, but lower price per area



### Ongoing 65 nm R&D for ALICE ITS3 vertex detector

New generation MAPS sensor at the 65 nm node to design a truly cylindrical, П extremely low mass (0.05% x/X0) vertex detector (~0.12m<sup>2</sup>) for the HL-LHC (after 2030)

> Cylindrical Structural Shel

Half Barrels

- Exploit stitching over large area to design wafer scale sensors
- Thin sensors bent around the beam pipe
- Lower power in 65 nm allows air cooling
- Minimal support needed and services outside active area



#### 4D trackers



### Why adding timing to 3D trackers?

- □ At the HL-LHC, 150-200 pile-up events per bunch crossing
  - Average distance between vertices = 500 μm
  - Timing RMS spread = 150 ps
- Typical vertex separation resolution along the beam pipe 250 300 μm
- $\rightarrow$  10-15% of the vertices will be composed of overlapping events



### The effect of timing information

- $\Box$  Timing in the event reconstruction  $\rightarrow$  Timing layers (state-of-the-art)
  - Timing associated to each crossing track
  - Easiest implementation, only one timing layer needed
  - Overlapping events can be separated by means of an extra dimension
- $\Box$  Timing in track reconstruction  $\rightarrow$  4D tracking (the future)
  - Timing associated to each point along the track
  - Massive simplification of patter recognition, faster algorithms in very dense environments but massive increase of power consumption
    - Electronics needs to accurately measure timing in each pixel



### Ongoing R&D



## Ongoing R&D



#### Low Gain Avalanche Detectors (LGAD) design

- 1. Take a planar n-in-p sensor  $\rightarrow$  Parallel plate geometry, uniform  $v_d$  and  $E_w$
- 2. Add a charge multiplication layer tuned to achieve low gain  $\rightarrow$  Higher S/N
- 3. Make the sensor thin  $\rightarrow$  uniform signal, fast rise time

 $\rightarrow$  LGAD sensors produce uniform signals with low jitter



#### State-of-the-art LGAD for ATLAS and CMS

- Pitch: 1.3 x 1.3 mm<sup>2</sup>
- Thickness: 50 µm
- Time resolution: ~25 ps (sensor)
- Radiation tolerance: ~ 2x10<sup>15</sup> neutrons/cm<sup>2</sup>

Established LGAD producers: FBK, CNM, Hamamatsu More recent additions/upcoming: BNL, IHEP, Micron, Te2V

### LGAD performance

□ Intrinsic temporal resolution (25-30 ps) reached for thickness  $\leq$  50 µm



### ATLAS and CMS timing layers at the HL-LHC

The ATLAS and CMS timing layers will be instrumented with LGAD sensors bump bonded to dedicated readout ASICs and associated infrastructure

#### <u>ATLAS</u>

- □ 2 double-instrumented disks/end-cap
- □ Approx. 2.0 2.4 2.6 points/track
- □ 2.4 < |eta| < 4
- □ 120 mm < r < 640 mm , z = 350 cm
- □ 3.6M channels, 6.4 m<sup>2</sup>

#### <u>CMS</u>

- 2 double-instrumented disks/end-cap
- □ Approx. 2 points/track
- □ 1.6 < |eta| < 3
- □ 315 mm < r < 1200 mm
- □ 8.5 M channels, 14 m<sup>2</sup>



### UK development with Te2v

Collaboration between the University of Birmingham, University of Oxford, RAL and the Open University working with the UK foundry at Teledyne e2v



"ty as a major producer of CCDs for space

ojects

- First batch of 22 wafers produced in 2021
  - 8 wafer flavours with different dose and energy of the gain implant
  - 4/2/1 mm size, 2x2 2 mm matrix, both LGAD and PIN
  - Characterisation well advanced, first results after irradiation



#### Gain & timing before before irradiation

- Timing resolution calculated from coincidence signals from beta particles (Sr90)
- Gain measurement using TCT, comparing measured signal to a reference
- Jitter measurements performed using a transient current technique (TCT)
- Results before irradiation approach published values







#### Results on proton irradiated devices

- Devices proton irradiated at MC40 cyclotron with 27 MeV protons in Birmingham (~0.5 to 2E15 n<sub>eq</sub>/cm<sup>2</sup>)
- After irradiation, gain is significantly lowered and is achieved at bias voltage of several hundred volts
- CV measurements indicate reduction of gain layer



#### Second batch with Te<sub>2</sub>v

- Second batch of LGAD wafers produced by Teledyne e2v received in December for testing
- 4 different combinations of manufacturing parameters, guided by Batch 1 results
- Wider range of layouts and arrangements
  - Single device, 2x2 and 3x3 arrays, full size 15 x 15 array



3x3 array for device cross-talk measurements



Adjusted surface metallisation for edge-effect measurements with TCT



full scale 15x15 array with 1.3x1.3 mm<sup>2</sup> devices



W03 S06 Matrix IVs

#### From timing layers to 4D trackers

- Achieving ~ few µm spatial resolution and ~ tens ps time resolution simultaneously, for large area systems that operate in high radiation environments, within a low to moderate power budget is a complex challenge.
- Smaller CMOS technology nodes promise less power per channel and higher radiation hardness
  - But smaller pixels  $\rightarrow$  more pixels  $\rightarrow$  more power
- □ Time resolution demonstrated down to ~ 30 ps in small ASIC and sensor prototypes with pixel pitch < 100 µm within the target power budget
- □ But we want to build large area systems (tens to hundreds of square meters)
  - Timing challenge scales with area (starting at the chip level)
- System level development are crucial to achieve the target temporal resolution
  - Power and clock distribution, cooling, data transmission, ...

### Ongoing R&D



### Ongoing R&D



#### Conclusion

- Silicon detectors are the only technology that can satisfy the requirements of vertex and tracking detectors at collider experiments
- A large R&D programme is ongoing to further improve their performance to match the challenges of future applications
- Recent and new developments in CMOS sensors will provide the breakthrough technology for future vertex and tracking matching the requirements of most applications
- The addition of high time precision to the fine granularity of pixel detectors is the key innovation for tracking at high luminosity colliders







### MALTA sensor development

MALTA sensor (2018)
180 nm TJ CMOS imaging technology
High resistivity epi-layer, 25 - 30 μm thick
36.4 μm pixel pitch
512 x 512 pixel matric, 20 x 22 mm<sup>2</sup>
Novel asynchronous readout architecture for low power consumption and high hit rate

Mini-MALTA sensor (2019) 5 x 1.7 mm<sup>2</sup> demonstrator 64 x 16 MALTA pixels Different modifications to sensor layout and FE electronics implemented in 8 sectors

MALTA Cz sensor (2019) Full size demonstrator (20 x 22 mm<sup>2</sup>) on epi and Czochralski substrate Different sensor layout flavours Addition of slow contrc MALTA2 (2020)

20 x 10 mm<sup>2</sup> size demonstrator 224 x 512 MALTA pixels Further FE improvements







### Time-tagging detectors

- The time resolution depends on multiple factors coming from the way the signal is generated in the sensor and then processed in the electronics
  - Time is set when the signal crosses the comparator threshold
  - A key element to good timing is uniformity of the signal



#### Time resolution

$$\sigma_{t}^{2} = \sigma_{Land. TW}^{2} + \sigma_{Land.noise}^{2} + \sigma_{distorsion}^{2} + \sigma_{jitter}^{2} + \sigma_{TDC}^{2}$$

- Terms depending on the physics governing the energy deposition
  - The charge distribution created by a MIP in the sensor varies event-by-event (Landau distribution)
- □ Overall change in signal magnitude → correctable time walk
  - Appropriate electronic circuit (ToT/ToA, CDF)
  - $\sigma_{Land. TW}^2$  can be ignored
- □ Irregular current signal → non-correctable time walk
  - $\sigma^2_{Land.noise}$  = physical limit to the time resolution





#### Time resolution

$$\sigma_{t}^{2} = \sigma_{La}^{2} \chi_{l.TW} + \sigma_{Land.noise}^{2} + \sigma_{distorsion}^{2} + \sigma_{jitter}^{2} + \sigma_{TDC}^{2}$$

- □ Term depending on sensor design
- Induced current signal on the electrode given by Ramo's theorem

$$i(t) \propto q v_d E_w$$

- □ The drift velocity,  $v_d$ , needs to be constant in the sensor volume, otherwise variation in signal shape depending in hit position → High E-filed = saturated drift velocity
- □ To have uniform weighting field,  $E_w$ , width ~ pitch >> thickness
- $\Box$  Parallel plate sensor geometry is required for uniform  $v_d$  and  $E_w$

#### Time-tagging detectors

$$\sigma_{t}^{2} = \sigma_{La}^{2} \chi_{l.TW} + \sigma_{Land.noise}^{2} + \sigma_{distorsion}^{2} + \sigma_{jitter}^{2} + \phi_{C}^{2}$$

- □ Term depending on electronics
- σ<sup>2</sup><sub>TDC</sub>: term coming from TDC binning (analogue-to-digital conversion), typically small contribution, can be ignored
- $\Box$   $\sigma_{jitter}^2$ : mostly due to noise and the amplifier slew rate
  - Large, uniform signals
  - Low noise
  - Fast rise time

$$\sigma_{\text{jitter}} \propto \frac{Noise}{dV/dT} = \frac{t_{rise}}{S/N}$$



### Further LGAD developments



No gain

### Fast-timing without gain layer

- The TimeSPOT project aims at developing a 4D detector concept using sensors without gain and fast ASIC is 28 nm CMOS tecchnology
- □ 3D trenched geometry
  - Time resolution of  $\sim$ 10-15 ps for 55 µm pitch pixels
  - Fully efficient at 200 angle
  - No performance degradation observed at 2E16 neq/cm2

#### TimeSPOT1 ASIC

 32 x 32 pixel matrix (small area prototype) demonstrated timing performance around ~20 ps (AFE, TDC) with low-moderate power budget



https://indico.cern.ch/event/1179742/ https://indico.cern.ch/event/1127562/contributions/4904519/

#### SIMS vs. TCAD

- □ SIMS performed on wafer 2 LGADs; results compared with TCAD simulations.
- Good agreement between measurements and developed SPROCESS description of Te2v fabrication process.



### Plans for second submission

- □ Single cell modified to match requirements of ATLAS and CMS market survey.
  - Increased cell size to 1.3 mm x 1.3 mm.
  - Reduced max distance of pad edge to physical boundary to 300 μm.
  - Reduced distance of pad edge to PS to 30 μm.
- □ Reduced p-stop distance decreases the BV → TCAD simulations show that this can be compensated with increased JTE dose and drive in.



### Plans for second submission

- $\Box$  Array of 15 x 15 cells built around modified basic cell.
- $\Box$  JTE edge to edge distance reduced from 114 µm to 96 µm.

